A hybrid design-time/run-time scheduling flow to minimise the reconfiguration overhead of FPGAs | Publicación