High-Throughput DTW accelerator with minimum area in AMD FPGA by HLS | Publicación