Hardware implementation of a background substraction algorithm in FPGA-based platforms | Publicación